


WHAT THE PROFILER IS TELLING YOU

Mozhgan Kabiri chimeh, Sept 2020



BEFORE YOU START

Steps to enlightenment

- Know your application
 - What does it compute? How is it parallelized? What final performance is expected?
- Know your hardware
 - What are the target machines and how many? Machinespecific optimizations okay?
- Know your tools
 - Strengths and weaknesses of each tool? Learn how to use them.
- Know your process
 - Performance optimization is a constant learning process.

Outline

- 1. Overview of the tools
- 2. Demo
- 3. Example application
- 4. Optimization







https://developer.nvidia.com/blog/migrating-nvidia-nsight-tools-nvvp-nvprof/

NVIDIA NSIGHT FAMILY

Nsight Product Family


Workflow








NVIDIA System Profiler 4.0



150ms	+ 200ms	+250ms	+ 300ms	+350ms	+400ms
10.1:41.4	14	La re dia Citia i			
x.m_7.x.x.	1.1	a	·	a de	an arth an a
Milling.				<u>بر بار بار بالم</u>	
1041 111.4	0.11000		0 8 10 (111	481 U 200 00	
	US ON	Thread	dstate		
	.)(INC. 16	1110000.011	
		al	Con 1	11-1	
	a da ta sa da a da sa d a da sa			lin i ne tr	
BLMA BB B					
Katak					
.) (CELONG . (CE					
·	e al como e a		т.	1 14	
		-	e pierce page (-	
nin nan anin		ALLA DE LOS DE DE LOS D			a i . 📾
пп					
	1 1			1	And Second
Inday, to a letter	It is to all I .	h harriten al da ara h harriten al da ara patronia a pana			10.1 0 L 00.
1.1.111	1.11	Lat. Lin			0 1 0.
			n jayanan jar jar jar j	na ina ina ina ina ina ina ina ina ina i	an , , , , , , , , , , , , , , , , , , ,
ana sua ana ana an		n kara a shaka sa shi sa sa s			and a second second
	A.A. B. Annual Ann		and a second sec	And the second	
		1999, 1998 - 2009, 199, 1999, 199, 199, 199 1997 - 20, 199, 199, 199, 199, 199, 199, 199, 19		Weight Street of Street	







USER ANNOTATIONS APIS FOR CPU & GPU NVTX, OPENGL, VULKAN, AND DIRECT3D PERFORMANCE MARKERS

EXAMPLE: VISUAL MOLECULAR DYNAMICS (VMD) ALGORITHMS VISUALIZED WITH NVTX ON CPU


MPI & OPENACC TRACE

Project 8 🗙 report22.qdrep	ĸ	
Timeline View		
0s	+770.5ms +771ms	+771.5ms +772r
 CPU (12) 		
 Threads (10) 		
▼ ✓ [12104] MPI Rank 1 +		
OS runtime libraries	ioctl	ioctl
OpenACC		
MPL	MPI_Sendrecv [51.406 ms]	MPI_Sendrecv [1.533
CUD Profi Domain id: 1	cuMemHostRegister cuMe	ventCr) culpcOpenMe
9 threads hidden 💻		
 CUDA (MPI Rank 1) 		



CORRELATION


Highlights in rule



er		Hidden to ri
+536ms	+538ms	+540ms
cudaGraphLaun	ch	

reduce
- Todato
Hidden below





GPU IDLE AND LOW UTILIZATION LEVEL OF DETAIL


GPU UTILIZATION BASED ON PERCENTAGE TIME COVERAGE

hill a dat dat hill a ...

CUDA (Graphics Device, 0001:01:00.0)



ZOOMING IN REVEALS GAPS WHERE THERE WERE VALLEYS







EXAMPLE APPLICATION

A SAMPLE OF A FLUID SIMULATION In the context of atmosphere and weather simulation[1]

A narrow jet of fast and slightly cold wind is injected into a balanced, neutral atmosphere at rest from the left domain near the model top.




[1]. https://github.com/mrnorman/miniWeather





13

OUTER LOOP The main() function





DEVELOPMENT CYCLE

- Analyze your code to determine most likely places needing parallelization or optimization.
- Parallelize your code by starting with the most time consuming parts and check for correctness.
- Optimize your code to improve observed speed-up from parallelization.



Optimize



Parallelize



TOOLS WE WILL USE: NSIGHT SUITE Application-wide profiling (Systems), Kernel-level profiling (Compute)

Instrument with NVIDIA Tools Extension (NVTX): Automatic or manual

Create (nested) ranges, define macros

Compiler instrumentation

Tracing: CUDA API calls, NVTX trace

Sampling, hardware counters

NVTX primer: <u>https://devblogs.nvidia.com/parallelforall/cuda-pro-</u> tip-generate-custom-application-profile-timelines-nvtx/

Nsight Systems



Nsight Compute





A FIRST (I)NSIGHT

Maximum achievable speedup: Amdahl's law


Amdahl's law states overall speedup s given the parallel fraction p of code and number of processes N

$$s = \frac{1}{1-p + \frac{p}{N}} < \frac{1}{1-p}$$

Limited by serial fraction, even for $N \rightarrow \infty$

Example for p = 30%

Also valid for per-method speedups







A FIRST (I)NSIGHT

Recording an application timeline

1) Recording, via the GUI (not shown here) or via command line

nsys profile -t nvtx, openacc --stats=true --force-overwrite true -o my report ./myapp

- profile start a profiling session
- -t: Selects the APIs to be traced (nvtx and openacc in this example)
- --stats: if true, it generates summary of statistics after the collection
- -- force-overwrite: if true, it overwrites the existing generated report
- -o name for the intermediate result file, created at the end of the collection (.gdrep filename)

nsys --help or nsys [specific command] --help

2) Inspect results: Open the report file in the GUI

Also possible to get details on command line (documentation)


See also <u>https://docs.nvidia.com/nsight-systems/</u>, "Profiling from the CLI on Linux Devices"





A FIRST (I)NSIGHT

Timeline overview in Nsight Systems GUI



Application already ported to GPU - basic guidelines followed

S7122: CUDA Optimization Tips, Tricks and Techniques (2017)





LOOKING CLOSER

				_			_	
	NVTX	Re	emove Filter					
		Ur	ndo Zoom (93)	Bac	kspace		-	Dí
		Re	eset Zoom					pe
	CUDA API	📌 Pir	n row	Ctr	I+P	Stre	C	cuStre c
		💉 Co	ompress row	_				
	Profiler over	head Sh	ow in Events View					
			4			-		
Event	ts View 🔹	•						
#		Name			Start		Duration	TID
1		👻 🛛 Tota	al		0.04971	51s	116.411 s	14513
2		- 0	while		0.45290	2s	116.007 s	14513
11 3	}		perform_timestep		0.45291	4s	290.491 n	ns 14513
4	ł		perform_timestep		0.74341	9s	260.476 n	ns 14513
III 5	5		perform_timestep		1.00391	S	263.177 n	ns 14513
III 6	5		perform_timestep		1.26711	S	261.662 n	ns 14513
7	,		perform_timestep		1.52878	s	260.870 n	ns 14513
8	3		perform_uncatep		1.78966	s	259.635 r	ns 14513
9)		perform_timestep		2.04931	S	258.811 n	ns 14513
1	10		perform_umestep		2.30813	S	258.574 n	ns 14513
1	11		perform_timestep		2.56672	S	257.321 n	ns 14513
	2		perform_timestep		2.82405	s	256.223 n	ns 14513
1	13		perform_timestep		3.08029	s	255.289 n	ns 14513
III 1	4		I nerform timesten		3 33550	c	255 129 n	ns 14513

Our focus




Zooming in and using Events View for NVTX

Useful for other rows, e.g. CUDA API

Hierarchy of ranges, use to locate on timeline



LOOKING CLOSER





240ms +	
.cpp:272	
72	
_	

Data transfer

Learn more about Unified Memory:


S8430: Everything You Need to **Know About Unified Memory** (2018)

S9727: Memory Management on Modern GPU Architectures (2019)



IDENTIFYING INTERESTING REGIONS How to correlate ranges, API and kernel calls

Identify components. Mark kernel in CUDA API row, find kernel launch



		perform_	_timestep [2	259.635 n	ns]
cuStreamSynchronize				cuSt	reamSyncl
-					
ompute_tendencies_z_378_c	-			sami /	discrete_st
					lisci ete_st
ompute_tendencies_z_378_0				270	
		ins: 1.883	dencies_z	_378_gp	_st
	-		s (+32.936	ms)	
		: <<<1, 1	•	11137	
		:k: <<<4,			
	Laur	nch Type:	Regular		
	Stati	ic Shared	Memory: 0) bytes	
	· ·		ed Memor		s 🗖
			Thread: 74		
	Local Memory Per Thread: 0 bytes Local Memory Total: 193,986,560 bytes				
		-	y lotai: 193 ory execute		
			ory Bank Si	-	
			cupancy: 3		tio
			m thread: 1		tio 39
		ency: ←9.2			87
		relation ID			8/
	Stre	am: Strea	m 14		40



BUILDING A HYPOTHESIS

#

61


62

63

64


Hypothesis: small iteration count for outer loop

Solution: flatten the loop by collapsing the tightlynested loops



74

LOOKING CLOSER



Result: Baseline = 116 seconds

Current = 900 ms



Learn more about Unified Memory:

S8430: Everything You Need to Know About Unified Memory (2018)

S9727: Memory Management on Modern GPU Architectures (2019)





RECAP: HIGH-LEVEL ANALYSIS Application timeline with Nsight Systems

Annotated code


Analyzed regions (NVTX)

Identified first optimization target (Wallclock, Amdahl's law)

Correlated with actual kernel launch

Now: Look briefly at the Nsight Compute





			יייי
			janajandarana a
			հեր թ
			lhhh h
ms]		_	
		cuMe	իրքը թ
	-		
			the d
			\frown
		(like a
			То





EXAMPLE ANALYSIS OF A KERNEL Analysis with Nsight Compute

 CUDA (Tesla V100-SXM2-16GB) 	la Ta		
▼ 91.8% Context 1			
▼ 100.0% Kernels	CO		
81.1% compute_tendencies_x_276_gpu	C	Analyze the selected kernel with NVIDIA Nsight Compute	1
8.7% set_halo_values_x_408_gpu			
5 kernel groups hidden 🗕 🗕		Copy ToolTip	
NVTX 🛃		Copy Current Time	
8.2% Unified memory		<u>R</u> emove Filter	
		Fit to screen	
	•	Undo Zoom (12) Backspac	e
Events View 💌		Reset Zoom	
		📌 Pin row Ctrl+P	

Right-click menu in Nsight Systems, get command line

Run command line

ncu --set full -k compute tendencies x 276 gpu -s 4 -c 1 -o myreport ./myapp

Important switches for metrics collection, pre-selected sets


Fully customizable, ncu --help. Check --list-metrics and --query-metrics

We use GUI for analysis and load report file

Alternatively, interactively run and analyze directly through GUI

See also https://docs.nvidia.com/nsight-compute/, "Nsight Compute CLI"








NSIGHT COMPUTE OVERVIEW

	NVIDIA Nsight Compute
ile <u>C</u> onnection <u>D</u> ebug <u>P</u> rofile <u>T</u> ools <u>W</u> indow <u>H</u> elp	
ঠ) Conpact 🕼 Disconnect 🗶 Terminate 🛛 💁 Profile Kernel 🛛 🏶 🚳 🖞 📗 🕨 🖕 🕒	C. 🗎
Session	
Summary	
age: Details Proce <u>s</u> s: All 🛛 Launch: .08 - set_halo_values_;	z_452_gpu 🔻 Add Baseline 💌 Apply <u>R</u> ules
C Source 108 - s t halo values z 452 gpu (4, 1, 1) Time: 107.52 use	cond Cycles: 127,657 Regs: 48 GPU: TITAN V SM Frequency: 1.19 cycle/nsecond CC: 7.0 Process
Comments	
▶ c NVTX ight	
	unit, the Speed Of Light (SOL) reports the achieved percentage of utilization with respect to the theoretical r
Fight Strine duitz non for compute and memory resources of the GLO. For each	
SOL SM [%]	0.04 Duration [usecond] 0.40 Elapsed Cycles [cycle]
SOL Memory [%] SOL TEX [%] SWitch between	
	report pages 10.84 SM Active Cycles [cycle] 0.27 SM Frequency [cycle/nsecond]
SOL L2 [8] SOL FB [%]	
	0.40 Memory Frequency [cycle/useco
Compute Workload Analysis	
Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the	he achieved instructions per clock (IPC) and the utilization of each available pipeline. Pipelines with very high
Executed Ipc Elapsed [inst/cycle]	0.00 SM Busy [%]
Executed Ipc Active [inst/cycle]	0.09 Issue Slots Busy [%]
Issued Ipc Active [inst/cycle]	0.09 -
Memory Workload Analysis	
Detailed analysis of the memory resources of the GPU. Memory can become a limiting factor fr memory instructions (Mem Pipes Busy). Detailed chart of the memory units. Detailed tables wi	or the overall kernel performance when fully utilizing the involved hardware units (Mem Busy), exhausting th ith data for each memory unit.
Memory Throughput [Gbyte/second]	2.54 Mem Busy [%]
L1 Hit Rate [%]	91.06 Max Bandwidth [%]
L2 Hit Rate [%]	51.87 Mem Pipes Busy [%]
Scheduler Statistics	
	ol of warps that it can issue instructions for. The upper bound of warps in the pool (Theoretical Warps) is limi n the set of eligible warps the scheduler selects a single warp from which to issue one or more instructions (
Active Warps Per Scheduler [warp]	1.00 Instructions Per Active Issue
Eligible Warps Per Scheduler [warp]	0.09 No Eligible [%]
Issued Warp Per Scheduler	0.09 One or More Eligible [%]




ge: Details
Proce<u>s</u>: All

Current 1

108 - set halo values z 452 gr

NVIDIA	Nsight Compute	
el * † 5 € C ■		
Launch: .08 - set_halo_values_z_452_gpu Add Baseline Apply <u>Rules</u>		Copy as Image 💌
4, 1, 1) Time: 107.52 usecond Cycles: 127,657 Regs: 48 GPU: TITAN V SM Frequency	1.19 cycle/nsecond CC: 7.0 Process: [24928] miniWeather_cpp	$\odot \odot$
bry resources of the GPU. For each unit, the Speed Of Light (SOL) reports the achieved percentage of u		
	.04 Duration [usecond]	107.52
	.40 Elapsed Cycles [cycle]	127,657
	.84 SM Active Cycles [cycle]	1,578.76
	.27 [SM Frequency [cycle/nsecond] .40 [Memory Frequency [cycle/usecond]	836.16
		ρ
multiprocessors (SM), including the achieved instructions per clock (IPC) and the utilization of each av	vailable pipeline. Pipelines with very high utilization might limit the overall performance.	
	.00 SM Busy [%]	2.25
	.09 Issue Slots Busy [%]	2.25
0.	.09 -	
		All y
ory can become a limiting factor for the overall kernel performance when fully utilizing the involved ha e memory units. Detailed tables with data for each memory unit.	ardware units (Mem Busy), exhausting the available communication bandwidth between those units (Max Bandwidth), or by reaching the maximum	throughput of issuing
	.54 Mem Busy [%]	0.22
	.06 Max Bandwidth [%]	θ.40
51.	.87 Mem Pipes Busy [%]	0.04
		ρ
is. Each scheduler maintains a pool of warps that it can issue instructions for. The upper bound of warp to issue their next instruction. From the set of eligible warps the scheduler selects a single warp from w	ps in the pool (Theoretical Warps) is limited by the launch configuration. On every cycle each scheduler checks the state of the allocated warps in t which to issue one or more instructions (Issued Warp). On cycles with no eligible warps, the issue slot is skipped and no instruction is issued. Having	he pool (Active Warps). I many skipped issue
	.00 Instructions Per Active Issue Slot [inst/cycle] .09 No Eligible [%]	1 90.99
	.09 One or More Eligible [%]	9.01
		Q
the kernel execution. The warp states describe a warp's readiness or inability to issue its next instruct umber of cycles spent in that state per issued instruction. Stalls are not always impacting the overall p	tion. The warp cycles per instruction define the latency between two consecutive instructions. The higher the value, the more warp parallelism is re berformance nor are they completely avoidable. Only focus on stall reasons if the schedulers fail to issue every cycle.	quired to hide this
	.09 Avg. Active Threads Per Warp	
	.09 Avg. Not Predicated Off Threads Per Warp .10 -	2.88
		ρ
ASS) The instruction mix provides insight into the types and frequency of the executed instructions. A	narrow mix of instruction types implies a dependency on few instruction pipelines, while others remain unused. Using multiple pipelines allows hid	
ind 'Executed Instructions' are measured differently and can diverge if cycles are spent in system calls.		ing latencies and
	379 Avg. Executed Instructions Per Scheduler (inst)	35.56
11,:	384 Avg. Issued Instructions Per Scheduler [inst]	35.58
a la se de se el constitue de Paras de se de se de la constituit de se d'al de se d'al se de la sector de la se	and the second of the	Q
e launch configuration defines the size of the kernel grid, the division of the grid into blocks, and the Gi	PU resources needed to execute the kernel. Choosing an efficient launch configuration maximizes device utilization.	
	1 Registers Per Thread [register/thread] 4 Static Shared Memory Per Block [byte/block]	48 0
	4 Dynamic Shared Memory Per Block [byte/block]	0
	.00 Shared Memory Configuration Size [byte]	0
		Q
ultiprocessor to the maximum number of possible active warps. Another way to view occupancy is the rall performance degradation. Large discrepancies between the theoretical and the achieved occupanc	percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always result in higher performance, howe cy during execution typically indicates highly imbalanced workloads.	ver, low occupancy
	50 Block Limit Registers [block]	40
	32 Block Limit Shared Mem [block]	
	.56 Block Limit Warps (block)	64
	.00 Block Limit SM [block]	32
		٤.







 Recommendations

 A Bottleneck [Warning] This kernel grid is too small to fill the available resources on this device. Look at `Launch Statistics` for more details.

 • Launch Statistics A

 Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division of the grid into blocks, and the GPU resources ne maximizes device utilization.

 Grid Size
 7
 Registers Per Thread [register/thread]

 Block Size
 128
 Static Shared Memory Per Block [byte/bloc

 Threads [thread]
 896
 0.01
 Shared Memory Configuration Size [byte]

 Waves Per SM
 896
 0.01
 Shared Memory Configuration Size [byte]

Launch Configuration [Warning] The grid for this launch is configured to execute only 7 blocks, which is less than the GPU's 80 multiprocessors. This can underutic concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the

Occupancy

Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in overall performance degradation. Large discrepancies between the theoretical and the achieved occupancy during

SOL L1: Data Pipe Tex Wavefronts [%]

					Copy as	Image	e 🔻
cycle/usecond	CC: 7.0	Process:	[4570] miniWe	ather_cpp	\odot	Θ	6
				All		Q	
h respect to the	theoretic	al maximu:	ım.				
						11.94	
						9,838 59.54	
						24.15	
						79.09	
70.0		80.0		90.0		100.0	
SOL Memo	ory Bre	akdown	I				
						1.50 1.25	
						1.25	
						0.59	
						0.40	
						0.23	
						0.20	
6]						0.20	
						0.19 0.14	
						0.14	
						0.10	
						0.07	
6]						0.03	
						0.03	
						0.03	
						0 0	
						0	
						0	
						<u> </u>	
						Q	
s needed to exe	cute the	kernel. Cho	oosing an efficie	nt launch co	nfiguration		
						70	
lock]						72 0	
block]						0	
•]						0	
		·					1
tilize some mult	iprocesso	rs. If you d	o not intend to ardware resourc	execute this	kernel		
e grid to fully u	illize the a	available ha	ardware resourc	:es.			
						Ω	
of the hardware	's ability	to process	warps that is ac	tively in use	Higher		
argo discropano	ioc hotw	on the the	orotical and the	a schiouad or	cupancy du	ring	



Page: Details 👻	Proce <u>s</u> s: All		✓ Launch: comp	ute_tendencies_x_277_gpu	ے 🗸 🗸 🖌	seline 🝷	1 Jules						Copy as Image	
Current	171 - comput	e tendencies	x 277 gpu (80256, 1,	1) Time: 23.30 useco	nd Cycles: 2	1,789 Regs	: 72 GPU: TITAN	V SM Frequer	ncy: 932.74	cycle/usecond CC: 7.0	Process: [4606]	miniWeather cpp	$\odot \Theta$	
Baseline 10				1) Time: 11.94 useco										
Dasenne 10	1/1 - comput	.e_tendencies	_x_2/7_gpu (030, 1,	1/ Inne. 11.94 useco	nu cycles. 9	,000 Rega	The second secon	Shiriequei	ICy. 024.15		FIOCESS. [4570]	inniweather_cpp		
▼ GPU Speed Of I	Light 🔺											All	₹ ₽	
		or compute a	nd memory resources of t	he GPU. For each unit, the	Speed Of Lig	ht (SOL) rend	orts the achieved ne	rcentage of utili	ization with r	espect to the theoretic	al maximum			
	or the utilization it	or compute a	nu memory resources or c	ne oro. roi each unit, the						espect to the theoretic		22.2	0 (.05 170)	
SOL SM [%]						-	Duration [usecond						0 (+95.17%)	
SOL Memory [%] SOL TEX [%]					42.50 (+2,732.85%) Elapsed Cycles [cycle] 8.18 (+288.10%) SM Active Cycles [cycle]						21,789 (+121.48%) 23,515.61 (+2,119.42%)			
SOL L2 [%]						17.69 (+1,312.64%) SM Frequency [cycle/usecond]						932.74 (+13.18%)		
SOL FB [%]						42.50 (+2,732.85%) Memory Frequency [cycle/usecond]						664.84 (+14.81%)		
		GPU Utilization												
						0.000								
SM [9/]														
SM [%]						_								
Nemory [%]														
		<u> </u>												
0.0	1	0.0	20.0	30.0	40.0	C noo	50.0	60.0		70.0	80.0	90.0	100.0	
						Spee	d Of Light [%]							
			SOL SM Breakdow	'n					S	OL Memory Brea	akdown			
SOL SM: Pipe Sh	hared Cycles Active	ə [%]			42.98 (+4	,265.33%)	SOL GPU: Dram T	broughput [%]				42.50 (-	-2,732.85%)	
						,265.33%)	SOL L2: T Sectors						1,312.64%)	
SOL SM: Pipe Fp64 Cycles Active [%] SOL SM: Issue Active [%]						,176.52%)	SOL L2: Xbar2lts Cycles Active [%]							
SOL SM: Inst Ex						,215.35%)						13.81 (+2,223.80%) 9.39 (+675.63%)		
	ecuted Pipe Cbu Pr	red On Any [9	6]		14.18 (+3,888.23%) SOL L1: Data Pipe Lsu Wavefronts [%]						8.85 (+3,799.58%)			
	ma Cycles Active [9					,215.21%)						8.50 (+1,997.73%)		
						,218.01%)	SOL L2: D Sectors Fill Device [%]					8.18 (+3,964.39%)		
SOL SM: Pipe Alu Cycles Active [%] SOL SM: Inst Executed Pipe Xu [%]					8.08 (+4		OL L1: M L1tex2xbar Req Cycles Active [%]					7.75 (+3,822.76%)		
SOL SM: Inst Executed Pipe Lsu [%]						,233.24%)		SOL L2: T Tag Requests [%]					6.05 (+3,011.80%)	
SOL SM: Mix Executed Tipe Est [76] SOL SM: Mio Pq Read Cycles Active [%]					3.01 (+4,334.69%) SOL L1: Lsu Writeback Active [%]							6.05 (-	4,185.62%)	
SOL SM: Mio2rf Writeback Active [%]					2.93 (+4,354.76%) SOL L1: M Xbar2l1tex Read Sectors [%]							4.94 (+4,037.34%)		
SOL SM: Mio Pq Write Cycles Active [%]					2.88 (+4,265.33%) SOL L1: Lsuin Requests [%]							4.47 (+4,233.24%)		
SOL SM: Mio Inst Issued [%]					2.31 (+4,223.97%) SOL L1: Data Bank Reads [%]							2.90 (+4,318.88%)		
SOL SM: Inst Executed Pipe Adu [%]					0.29 (+3,955.14%) SOL L1: Data Bank Writes [%]							1.19 (+4,173.87%)		
SOL SM: Inst Executed Pipe Fp16 [%]					0 (+0.00%) SOL L1: Texin Sm2tex Req Cycles Active [%]							0.01 (-54.73%)		
SOL SM: Inst Executed Pipe Ipa [%]					0 (+0.00%) SOL L1: F Wavefronts [%]							0.01 (-54.73%)		
SOL SM: Inst Executed Pipe Tex [%]					0	0 (+0.00%) SOL L2: D Atomic Input Cycles Active [%]						0 (+0.00%)		
SOL IDC: Request Cycles Active [%]					0	0 (+0.00%) SOL L2: D Sectors Fill Sysmem [%]						0 (+0.00%)		
SOL SM: Pipe Tensor Cycles Active [%]					0 (+0.00%) SOL L1: Tex Writeback Active [%]							0 (+0.00%)		
							SOL L1: Data Pipe	e Tex Wavefront	ts [%]				0 (+0.00%)	
			3		1	Decomme	endations							
						Keeomink								
A Bottlenec	(Warning) This	kernel exhib	its low compute throughp	ut and memory bandwidth	h utilization rel	lative to the	peak performance o	of this device. A	chieved com	pute throughput and/or	memory bandwidth	below 60.0% of peak	typically	
	indicate latenc	cy issues. Loo	k at 'Scheduler Statistics	and `Warp State Statistic	cs for potentia	al reasons.								
Launch Statisti	ice A												Ω	
												(C)		
Summary of the con maximizes device u		launch the ke	ernel. The launch configur	ation defines the size of the	he kernel grid,	the division	of the grid into bloc	ks, and the GPU	J resources n	eeded to execute the k	ernel. Choosing an e	fficient launch configi	uration	
Grid Size					627 (+8	857 14%)	Registers Per Th	read [register	r/threadl			7	2 (+0.00%)	
Block Size						627 (+8,857.14%) Registers Per Thread [register/thread] 128 (+0.00%) Static Shared Memory Per Block [byte/block]						,	2 (+0.00%) 9 (+0.00%)	
Threads [thread]						80,256 (+8,857.14%) Dynamic Shared Memory Per Block [byte/block]							0 (+0.00%)	
Waves Per SM						1.12 (+8,857.14%) Shared Memory Configuration Size [byte]							0 (+0.00%)	
						,								
Occupancy													Q	
Occupancy is the ra occupancy does not execution typically i	t always result in hi	igher perform	hance, however, low occup	ne maximum number of po pancy always reduces the	ossible active ability to hide	warps. Anoth latencies, re	er way to view occu sulting in overall pe	upancy is the pe rformance degr	ercentage of f radation. Larg	the hardware's ability t ge discrepancies betwe	o process warps that en the theoretical an	is actively in use. Hig d the achieved occup	her ancy during	
Theoretical Occu	pancy [%]				43.75	(+0.00%)	Block Limit Regis	sters [block]					7 (+0.00%)	
Theoretical Acti		[warp/cvcle	e]				Block Limit Share]			3	2 (+0.00%)	

Grid Size	627 (+8,857.14%) Registers Per Thread [register/thread]
Block Size	128 (+0.00%) Static Shared Memory Per Block [byte/block]
Threads [thread]	80,256 (+8,857.14%) Dynamic Shared Memory Per Block [byte/blo
Waves Per SM	1.12 (+8,857.14%) Shared Memory Configuration Size [byte]

🕺 NVIDIA.

SUMMARY

Performance Optimization is a Constant Learning Process

- 1. Know your application
- 2. Know your hardware
- 3. Know your tools
- 4. Know your process
 - 1. Identify the Hotspot
 - 2. Classify the Performance Limiter
 - 3. Look for indicators



Optimize


Analyze

Parallelize



ADDITIONAL REFERENCES

- Documentation
 - https://www.openacc.org/resources
 - https://docs.nvidia.com/cuda/cuda-c-programming-guide/
 - https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/
- GTC 2020 Sessions:
 - What the Profiler is Telling You: How to Get the Most Performance out of Your Hardware [S22141]
 - https://www.nvidia.com/en-us/gtc/on-demand/?search=s22141
- More:
 - **NVIDIA Nsight Compute**
 - https://vimeo.com/398929189 •
 - **NVIDIA Nsight Systems**
 - https://vimeo.com/398838139



THANK YOU!

